The direct write technology provides an interesting opportunity for plugging blind via holes as a more precise alternative to currently used screen printing processes. This technology provides a complete, void-less filling of the via and fabrication of the interconnects extending from the via in one single step. After deposition, the material is heat treated (sintered) to densify into a highly conductive solid. Sintering is usually accomplished by laser treatment. Some aspects of this relatively new technology, especially these related to the relationships between the laser sintering process and the deposited material properties are still largely unexplored. This paper presents experimental results for the microscale electrical resistance of two silver inks deposited by a direct write method and sintered with a continuous wave Nd:YAG laser. The resistance of the deposited and sintered silver lines and the resistance of the material in the plugged via holes was mapped by the advanced micro four-point probe technique. Results showed that higher laser powers reduce significantly the resistance of the silver inks. The importance of the deposited material sinterability is also emphasized.
INTRODUCTION
In recent years, there has been tremendous interest in development of low-cost, disposable microelectronic devices on flexible substrates such as radio frequency identification tags, smart cards, and other similar items. These devices are typically packaged by using, for example, direct chip attach where the chip connections are made with low-temperature conductive adhesives. Another, more advanced design is based on the so-called NanoBlock 1 (NB) technology. The NB is essentially a bumped bare die with dimensions ranging from 20 µm to more than 1 mm (Fig. 1) . The NB is not enclosed in a plastic or ceramic enclosure like the traditional SMT package but is embedded directly onto the flex substrate in the process of circuit board assembly by means of a manufacturing assembly technology called Fluidic Self Assembly (FSA). Both FSA and NB were invented at the University of California -Berkeley [1] [2] [3] and are currently used by Alien Technology Corp., Morgan Hill, CA, for mass production of RFID tags [4] . In the FSA process, the NB are suspended in liquid and flowed over a surface which has correspondingly shaped "holes" or receptors on it and into which the NB settle. The shape of the NB and of the holes is designed so that the NB fall easily into place and are self-aligning. Alien Technology has successfully demonstrated the assembly of tens of thousands of devices in a single process step with the FSA technology [5] .
The packaging of microelectronic systems based on this technology presents a number of unique challenges. Unlike the traditional packaging technology in which the electronic components are assembled into a board with already printed circuitry, the NB-based electronics assembly involves the creation of patterned interconnect structures not before but after the ICs assembly. As described in the FSA patents [1] [2] [3] , the flexible substrate with FSA-ed NBs is covered with a planarizing layer. The planarization technique includes laying down a uniform dielectric resin coat that will completely cover the substrate and the NB circuits. The purpose of the planarization is to fill any gaps between NB and substrate that may be present, to provide a smooth, flat surface for later processes, such as the wiring formation, to assure that the microelectronic elements are maintained in position in their recesses on the substrate during further processing steps, and to provide mechanical integrity for the entire substrate. Blind via holes are then produced in the planarizing layer to provide the access to the NB pads. Vias can be produced by any of the three major via-formation techniques for flexible substrates-laser, plasma, or chemical wet etch. In the next manufacturing step, the vias are filled with a paste. A typical paste consists of particles (micro-or nano-sized), and/or a molecular precursor to the functional phase, in addition to vehicle, binder, and various other additives. Filling the via holes is typically done with a screen printer. The screen printer is also used to print onto the planarizing layer the interconnects, which extend from the filled via to the other components of the device. Other methods to fill via holes and to extend interconnects are the so-called "direct-write" techniques, additive material technologies which deliver the exact amount of material exactly where it is needed. There are numerous direct-write systems, based on a variety of mechanical, chemical or physical principles, some already on the market. Simpler and cheaper than the thin-film techniques but much more precise than the thick-film methods such as screen printing, these technologies can deposit a variety of materials onto high-and low-temperature substrates without masks or resists creating features in the mesoscale range between 1 and 100 µm. One such technology is the Maskless Mesoscale Materials Deposition (M3D) method, pioneered by Optomec, Inc., Albuquerque, NM [8] . M3D uses aerodynamic focusing for high-resolution, maskless deposition of chemical precursor solutions and colloidal suspensions. An aerosol stream is precisely focused, deposited and patterned onto any planar or non-planar substrate and then post-processed to achieve physical and electrical properties near that of the bulk material. Fig. 1 . Individual NanoBlocks on the surface of a dime [5] .
After filling the via holes with metal ink, the deposited material is sintered in a process also referred in the industry to as firing, baking, or densification. During this process, the organic solvents have to be removed completely and the metal particles must form strong metallurgical bonds to change the usually non-or very low-conductive paste into a highly conductive material. The sintered via must establish a stable electrical connection between the underlying IC and the microelectronic device circuitry. Sintering can be done by using oven processing or by laser sintering.
Regardless of the sintering method, the electrical resistivity of the sintered material is always higher than this of the bulk material but values as close as two times the bulk resistivity has been reported [6] . The method of sintering affects the material properties, often times considerably, as illustrated by some reported results [7] . Silver ink produced by Cabot Superior MicroPowders was deposited onto PMMA substrate by means of the M3D process and heattreated at 80 o C to remove the solvents and other volatiles. Then, the material was either oven-sintered at 120 o C or scanned in situ with an Nd:YAG continuous wave laser with 50 mW laser power at 1 mm/s speed. The measured bulk resistivity of the oven-sintered material was about 1.6 mΩ-cm (1000× bulk Ag) compared to the 16 µΩ-cm (or 10× bulk Ag) achieved in the laser sintering process. The reason for this dramatic difference is that the laser process, if properly controlled, can deliver significant heat in a very restricted in depth area without damaging the underplaying substrate material or semiconductor device. This allows for the application of much higher sintering temperatures that these possible in the conventional oven processing. The numerical modeling predicts that surface temperature can reach more than 250 o C on the surface when the temperature just several tens micrometers below is slightly higher than the room temperature (Fig. 2) . This is the reason why for low temperature polymeric substrates like these used in the low-cost applications laser sintering is the preferable sintering method.
One possible drawback of using lasers for sintering is the inhomogeneous temperature field in the sintered material when the latter is a bulk form. There is a significant difference in sintering thin layers of deposited on the surface materials and sintering bulk materials in filled small-diameter via holes. The process transfers from a two dimensional to three dimensional-the sintering temperature from the top to the bottom of the thin layer could be safely assumed constant whereas there might be a significant temperature gradient in the material in the via hole (see Fig. 2 ). The temperature gradient should translate to a material properties gradient, i.e., one should expect a variation, in the electrical conductivity within the domain of the filled and laser sintered via hole. In the general case of particulate materials, electrical resistivity is a function of the material density obtained in the process of sintering. For a particular formulation, the material density (therefore, the electrical conductivity) is a function of the sintering temperature and the dwell time. There is not much research done in the relationships between the electrical conductivity and the temperature in laser sintering of particulate metals but some fundamental concepts of powder metal processing should apply to this case as well. It is well known that the sintering temperature influences significantly the material density (see for example [10] ). Increased material density means larger grain boundaries, therefore, better material properties, including better electrical conductivity.
Fig. 2.
Finite-element modeling of temperature field in laser sintering of M3D deposited material (modified from [9] ).
The objective of this research was to study the micro-scale properties of laser-sintered conductor materials used in printable microelectronics applications. Of particular interest was how the inhomogeneous temperature field induced by the laser beam in the process of sintering correlates to the electrical resistance and how the sintering parameters influence this material parameter.
EXPERIMENTS AND DISCUSSION
A. Specimens preparation The flexible substrates with nanoblocks were produced by Alien Technology Corp. following the regular processing steps. The blind via holes were drilled with an Nd:YAG pulsed UV laser. An M3D direct write system located at the Optomec's research laboratories in St. Paul, MN, was then used to fill the via holes with two different nanosized silver-based inks received from two suppliers (hereinafter referred to as Ink 1 and Ink 2). The deposited materials were laser sintered with a frequency-doubled (532 nm), continuous wave DPSS Nd:YAG laser. The range of powers used was from 40 mW to 120 mW in steps of 10 mW for Ink 1 and 50 mW for Ink 2. The scan rate was 1 mm/s and spot size was about 25 µm. In the next step, the "straps" with nanoblocks were mounted in a transparent resin and carefully polished using the traditional metallographic techniques and equipment to prepare crosssections through the filled vias such as this shown in Fig. 3 . All cross-sections showed a cup-like shape of the sintered material similar to this in Fig. 3b . The thickness of the material was in the range of 10 to 16 µm in the center of the via for all specimens. Such partial filling of the vias is only possible with a direct write process like M3D and is not possible with screen printing where the whole via must be filled with material before printing the interconnects. Partially filling the via hole has a number of advantages, perhaps the most important being that a more homogeneous sintering is possible.
B. Micro four-point probe technology
When measuring small resistances where the contact resistance can introduce a significant error in the measurements, it is advisable to use the four point measurement technique, developed in 1950s (see [11] [12] ). The four-point probe contains four collinearly placed at a constant distance electrodes which are in contact with the sample surface. Current is made to flow between the outer electrodes, and voltage is measured between the two inner electrodes. The four-point probe method can measure either bulk or thin film specimens, each of which consists of a different expression with different correction factors [13] . In the four-point probe theory, the volume or bulk resistivity, ρ, is calculated as
where V is the voltage measured by the four-point probe, I is the applied current, and G is the correction coefficient to account for the real geometry of the specimen. The geometry of the sample, the positioning of the probe on the sample, and the spacing between the electrodes all determine the correction factors that must be used. The need for correction factors is caused by the proximity of a boundary which limits the possible current paths in the sample. The ideal sample would extend to infinity in all directions in and below the plane in which the probe electrodes are located. In this case, the correction coefficient G is given by ,
where s is the probe spacing. All other cases would restrict the current paths available and will require specific correction factors. An extended discussion on the correction factors for various simple sample shapes could be found in [14] . Numerical solutions are available in [15] .
The situations when the sample is very small in size compared to the spacing between the electrodes and its geometry is highly irregular like in the cross-sections of the filled via shown in Fig. 3b are much more complex and it may not be possible to define a correction factor at all.
Typically, the spacing between the electrodes of the fourpoint probes is in the millimeter range. This is too big a distance for small size measurements like the geometry of via holes. A microscopic four-point probe with electrode spacing in the micrometer range developed and promoted by Capres A/S, Copenhagen, Denmark [16] has been used in this research. The Capres Micro Four-Point Probe (M4PP) has an electrode spacing three orders of magnitude smaller than conventional four-point probes. It is fabricated using silicon-based micro-fabrication technology. Capres offers probes with a standard electrode spacing of 5, 10, 15, 20, 25 and 30 µm. Fig. 4 shows a SEM micrograph of the electrode area on a 10 µm -spaced M4PP [17] . The probes are designed for micro-scale electrical characterizations of materials and are ideal for the purposes of the current research work. C. Experimental results All specimens were measured by a 5-µm M4PP on a Scanning Conductivity Microscope system located in the Capres laboratories in Lyngby, Denmark. In all measurements the current was kept 200 µA. Before measuring each sample, the system was calibrated by using a ruthenium sample. Fig. 5 shows the system as well as snapshots taken from the computer screen during the process of measurements showing the M4PP electrodes in contact with the samples. Traces of hydrogen sulphide and other sulphur compounds in the ambient atmosphere cause silver to tarnish due to the formation of a very thin layer of silver sulphide. This layer has a very poor electrical conductivity, typically of the order of 10
4 Ω-cm [18] . To remove the tarnish, the samples were cleaned just before taking the measurements with a hydrochloric acid solution and then washed and dried.
1) Influence of the sintering parameters on the electrical resistivity:
A series of experiments was conducted to measure the bulk resistivity on a number of Ink 1 and Ink 2 silver lines deposited on a polyimide substrate and sintered at various laser powers. For the calculation of the correction factor, the cross-section of the silver ink lines was assumed rectangular as in Fig. 6 . In this case, according to [14] , the correction coefficient in the equation for the bulk resistivity is given by 2 s G F
where F depends on the ratios a/h and a/s (Fig. 6 ).
Assuming a/h = a/s = 4 for a 5-µm thick and 20-µm wide line measured by an M4PP with 5-µm spacing, the coefficient F = 2.0 [14] and the bulk resistivity was calculated as V s I ρ = π× × (4) Fig. 7 shows the results for the measured bulk resistivity for the two silver inks used in the experiments. As it could be expected, the resistivity was strongly influenced by the sintering process parameters, in case of Ink 1 decreasing with the laser power following probably an exponential tendency. The dependence for Ink 2 samples is not shown here because no lines sintered at different conditions were available for the experiments but there is no reason to believe that it will not be similar to this for Ink 1. There was a noticeable difference in the results for both materials. As seen in the figure, the resistivity of Ink 2 was close to 10 µΩ-cm, or about 7~8 times this of the bulk silver, results compatible with these reported in the literature [7] . Very high sintering powers could bring the resistivity of Ink 1 closer to the bulk silver resistivity, but this will increase significantly the temperature in the vicinity of the material, which may not be appropriate for polymer substrates. 
2) Electrical resistance in filled via holes:
To measure the resistance of the material in the filled vias, a series of measurements were taken in 1-µm step starting from the surface of the material in the via hole and moving inward (see Fig. 5c ). Since it was not possible to define the correction coefficient for the type of geometry measured, no calculations for the absolute values of bulk resistivity were attempted. Therefore, the results in this section are for the apparent resistance as measured in ohms by the M4PP.
The results from mapping the electrical resistance in the via holes for the two silver inks used are presented in Figs. 8 and 9. Again, a significant difference in the results was observed. Ink 2 samples showed almost three times smaller resistance than Ink 1 samples. Also, Ink 2 was much less sensitive to the variations in the sintering temperature in depth of the via hole exhibiting practically no change in the resistance. In case of Ink 1, the resistance changed from 1.5×10 -2 Ω close to the surface to about 2.1×10 -2 Ω  at a distance as small as 10 µm down the via. The difference in the two inks is even more obvious in Fig. 9 which compares two ink samples processed at exactly the same sintering conditions. The conclusion from these experiments is that Ink 2 was much more sinterable than the Ink 1, sinterability defined here as a measure of the ease with which a deposited material can be sintered satisfactorily, within a wide processing window and yielding superior material properties. 
3) Contact resistance:
The micro four-point probe technology has proved itself capable of measuring in situ the resistance at the interface between the material in the via holes and the gold pad of the nanoblock beneath it. The contact resistance was measured by rotating the samples and placing two of the probe electrodes on the nanoblock pad and the other two in the via (Fig. 5d) . The results obtained were too scattered, ranging from 0.012 Ω  to almost 1.0 Ω without showing any unambiguous tendency. One possible explanation for this unpredictable behavior could be sought in the problems with cleaning the bottoms of laser drilled via holes. This is a problem well recognized in the industry and it is even more pronounced if there is a delicate and vulnerable structure buried beneath the via as in the case with the nanoblock ICs.
CONCLUSIONS
Not only the absolute value for the electrical resistivity after sintering but also the ink sinterability should be an important parameter characterizing all inks developed for direct material deposition. Inks with low sinterability yield significant variations in the electrical (and most probably other material) parameters in the direction normal to the surface when laser sintering thick layer deposits. In contrast, inks with good sinterability are characterized with not only low electrical resistivity at lower sintering temperatures but are much less sensitive to the variations of the sintering temperatures.
Higher laser powers would reduce significantly the resistance of silver inks but as our experiments showed, the higher laser powers (or sintering temperatures) may cause excessive shrinkage of the material during sintering and increase significantly the probability for microcracking. Also, the high sintering temperatures may cause damage to the buried semiconductor devices or to the polymer substrates, which support the deposits. Therefore, efforts should be made to develop inks for direct material deposition on flexible substrates with not only low electrical resistivity, but also low sintering temperature and shrinkage, increased flexibility, and low modulus in addition to the other important material characteristics.
The advanced microscopic four-point probe technology could be an invaluable tool in the characterization of sheet resistivity of thin layer sintered deposits as well as the bulk resistivity of the sintered material in very small domains such as in filled via holes. This method could be also applied for an in situ evaluation and mapping of the interface resistance. Therefore, the microscopic four-point probe technology will be a very useful method for material characterization, quality control, and identification of possible technological problems for both ink developers and end users. 
